



AMC529/AMC529C - AMC Dual DAC 14-bit @ 5.7 GSPS Module



KEY FEATURES

- Dual DAC 14-bit @ 5.7 GSPS (AD9129), 2.85 GSPS direct RF synthesis
- Conduction cooled version available
- Single module, mid-size per AMC.0
- Xilinx Virtex-7 690T FPGA in FFG-1761 package
- Triple bank QDR-II+ memory (432 Mb total) and 1 GB DDR3
- AMC Ports 4-11 are routed to FPGA per AMC.1, AMC.2 and AMC.4 (PCIe, SRIO, XAUI, etc. are FPGA programmable)
- AMC Ports 12-15 and 17-20 optionally routed to the FPGA
- Internal, external or backplane clock with onboard Wideband PLL
- IPMI 2.0 compliant

Advanced MC™

Benefits of Choosing VadaTech

- Ultra-high-speed DAC speed in compact modular format
- Excellent dynamic and direct RF synthesis performance
- Ideal for communications systems, automatic test equipment, RADAR/Jamming
- Strong mil/aero support conduction cooled variant available
- Electrical, mechanical, software, and system-level expertise in house
- Full system supply from industry leader
- AS9100 and ISO9001 certified company

The AMC529 provides two Analog Devices AD9129. Each chip core is based on a quadswitch architecture that enables dual-edge clocking operation, effectively increasing the DAC update rate to 5.7 GSPS when configured for Mix-Mode™ or 2x interpolation. The high dynamic range and bandwidth enable multi-carrier generation up to 4.2 GHz. The onboard Virtex-7 690T provides signal processing capability for complex waveform generation, appropriate for applications such as SDR, ATE and jamming.

The AMC Ports 12-15 and 17-20 are optionally routed to the FPGA from the AMC connector, providing the user with flexibility to support custom high-bandwidth interconnects between compatible FPGA modules (depending on backplane capabilities). The FPGA is supported by FLASH memory for boot image storage, four banks of QDR-II+ for fast data buffering and a further bank of DDR3 for local data.

TCLKA-D are routed to the FPGA via an onboard clock and jitter cleaner while FCLK is routed directly. The module includes a very flexible clocking sub-system, supporting internal or external (backplane or FMC connector) clock source with internal PLL/jitter cleaner.

The AMC529 is available in both air-cooled (MTCA.0 and MTCA.1) and rugged conductioncooled (MTCA.2 or MTCA.3) versions.

See <u>VadaTech ADI Offerings</u> for the advantages of using our products during application development.

REFERENCE DESIGN

VadaTech provides a reference design implementation for our FPGAs complete with VHDL source code and configuration binaries. The reference design focuses on the I/O ring of the FPGA to demonstrate low-level operation of the interconnections between the FPGA and other circuits on the board and/or backplane. It is geared to prove out the hardware for engineering/factory diagnostics and customer acceptance of the hardware, but it does not strive to implement a particular end application.

AMC529

BLOCK DIAGRAM



Figure 1: Block Diagram

FRONT PANEL



Figure 2: AMC529 Front Panel



Version 4.4 - FEB/20

AMC529/AMC529C – AMC Dual DAC 14-bit@ 5.7 GSPS Module

AMC529C

BLOCK DIAGRAM



Figure 3: AMC59C Block Diagram

FRONT PANEL



Figure 4: AMC529C Front Panel

Doc No. 4FM737-12 Rev 01



Version 4.4 - FEB/20

SPECIFICATIONS

Architecture		
Physical	Dimensions	Single module, mid-size (full-size optional)
		Width 2.89" (73.5 mm)
		Depth 7.11" (180.6 mm)
Туре	AMC FPGA Carrier	Xilinx Virtex-7 device
		Dual Port DAC
Standards		
AMC	Туре	AMC.1, AMC.2 and/or AMC.4
Module Management	IPMI	IPMI v2.0
PCle	Lanes	Dual x4 via FPGA to AMC or x8
Ethernet	GbE	Dual GbE
Configuration		
Power	AMC529	~35W (FPGA code dependent)
Environmental	Temperature	Operating temperature: -5° to 45° C (55°C for limited time, performance restrictions may apply),
		Industrial and military versions also available (See <u>environmental spec sheet</u>)
	Vibration	
		IG, 5 to 500 HZ on each axis
	Snock	
	Relative Humidity	5 to 95% non-condensing
Front Panel	Interface Connectors	Front panel DAC, CLK/TRIGIN, MGT RS-232, FPGA RS-232 and User I/O
	LEDs	IPMI Management Status
		4 user defined LEDs, 5 general status LEDs
	Mechanical	Hot-swap ejector handle (AMC529); wedgelocks (AMC529C)
Software	Operating System	Linux (consult VadaTech for other options)
Other		
MTBF	MIL Hand book 217-F @ I BD Hrs	
Certifications	Designed to meet FCC, CE and UL certifications where applicable	
Standards	VadaTech is certified to both the ISO9001:2015 and AS9100D standards	
Warranty	Two (2) years, see VadaTech Terms and Conditions	

INTEGRATION SERVICES AND APPLICATION-READY PLATFORMS

VadaTech has a full ecosystem of ATCA and MTCA products including chassis platforms, shelf managers, AMC modules, Switch and Payload Boards, Rear Transition Modules (RTM), Power Modules, and more. The company also offers integration services as well as pre-configured Application-Ready Platforms. Please contact VadaTech Sales for more information.

Trademarks and Disclaimer

The VadaTech logo is a registered trademark of VadaTech, Inc. Other registered trademarks are the property of their respective owners. AdvancedTCA[™] and the AdvancedMC[™] logo are trademarks of the PCI Industrial Computers Manufacturers Group. All rights reserved. Specification subject to change without notice.





Version 4.4 - FEB/20

ORDERING OPTIONS

AMC529 – ABC – DEF – G0J

A = RF Direct Clock sampling

0 = Front panel

1 = Onboard Wideband PLL

B = Ports 12-15 and 17-20

0 = To FPGA 1 = Not Routed

C = Front Panel

1 = Reserved 2 = Mid-size3 = Full-size 4 = Reserved 5 = Mid-size, MTCA.1 (captive screw) 6 = Full-size, MTCA.1 (captive screw)

D = FPGA 0 = Reserved 1 = Reserved 2 = XC7VX690T

E = FPGA Speed

1 = Reserved 2 = High3 = Highest

F = PCle Option

0 = No PCIe1 = PCle on Ports 4-7 2 = PCle on Ports 8-11 3 = PCIe on Ports 4-11 G = Clock Holdover Stability 0 = Standard (XO) 1 = Stratum-3 (TCXO)

J = Temperature Range and Coating

- $0 = \text{Commercial} (-5^{\circ} \text{ to } +55^{\circ}\text{C}), \text{ No coating}$ 1 = Commercial (-5° to +55°C), Humiseal 1A33 Polyurethane 2 = Commercial (-5° to +55°C), Humiseal 1B31 Acrylic 3 = Reserved 4 = Industrial (-20° to +70°C), Humiseal 1A33 Polyurethane
- 5 = Industrial (-20° to +70°C), Humiseal 1B31 Acrylic
- 6 = Extended (-40° to +85°C), Humiseal 1A33 Polyurethane
- 7 = Extended (-40° to +85°C), Humiseal 1B31 Acrylic

AMC529C - ABC - DEF - G0J

A = RF Direct Clock sampling

0 = Front panel

1 = Onboard Wideband PLL

B = Ports 12-15 and 17-20

0 = To FPGA 1 = Not Routed

C = Ruggedization Level*

- 0 = No ruggedization
- 1 = Contact Vadatech
- 2 = Contact Vadatech
- 3 = Contact Vadatech

D = FPGA

- 0 = Reserved
- 1 = Reserved
- 2 = XC7VX690T

E = FPGA Speed

- 1 = Reserved
- 2 = High
- 3 = Highest

F = PCle Option

- 0 = No PCle 1 = PCIe on Ports 4-7
- 2 = PCle on Ports 8-11
- 3 = PCle on Ports 4-11

G = Clock Holdover Stability

- 0 = Standard (XO)
- 1 = Stratum-3 (TCXO)

J = Temperature Range and Coating **

- $0 = \text{Commercial}(-5^{\circ} \text{ to } +55^{\circ}\text{C}), \text{ No coating}$
- 1 = Commercial (-5° to +55°C), Humiseal 1A33 Polyurethane
- 2 = Commercial (-5° to +55°C), Humiseal 1B31 Acrylic
- 3 = Industrial (-20° to +70°C), No coating
- 4 = Industrial (-20° to +70°C), Humiseal 1A33 Polyurethane
- 5 = Industrial (-20° to +70°C), Humiseal 1B31 Acrylic
- 6 = Extended (-40° to +85°C), Humiseal 1A33 Polyurethane
- 7 = Extended (-40° to +85°C), Humiseal 1B31 Acrylic

Notes:

* Ruggedization level is per the MTCA.2 and MTCA.3 specification

**Conduction cooled; temperature is at edge of module. Consult factory for availability.

Doc No. 4FM737-12 Rev 01



Version 4.4 – FEB/20

RELATED PRODUCTS



CONTACT US

VadaTech Corporate Office

198 N. Gibson Rd. Henderson, NV 89014 Email: info@vadatech.com Telephone: +1 702 896-3337 Fax: +1 702 896-0332

Asia Pacific Sales Office

7 Floor, No. 2, Wenhu Street, Neihu District, Taipei 114,Taiwan Email: info@vadatech.com Telephone: +886-2-2627-7655 Fax: +886-2-2627-7792

VadaTech European Sales Office

VadaTech House, Bulls Copse Road, Southampton, SO40 9LR Email: info@vadatech.com Telephone: +44 2380 016403

Doc No. 4FM737-12 Rev 01



Version 4.4 - FEB/20