# AMC588

300 MHz to 6 GHz Octal Versatile Wideband Transceiver (MIMO), UltraScale+™, AMC



### Key Features

- Xilinx UltraScale+™ XCVU13P FPGA
- Octo complete transceiver signal chain solution
- Four AD9371s or AD9375s on one module
- Frequency range 300 MHz to 6 GHz
- Tx synthesis bandwidth (BW) to 250 MHz
- Rx bandwidth: 8 MHz to 100 MHz
- Supports Time Division Duplex (TDD) and Frequency Division Duplex (FDD) operation
- Onboard clocking or external clock with multitransceivers synchronization capability
- IPMI 2.0 compliant

### Benefits

- High density transceiver with intensive data processing capability
- Flexible clocking
- Observation channels for implementation of error correction functions
- Sniffer Receiver channels can monitor different frequency bands
- Xilinx UltraScale+™ XCVU13P FPGA provides powerful compute resource
- Electrical, mechanical, software, and system-level expertise in house
- Full system supply from industry leader
- AS9100 and ISO9001 certified company





# AMC588

The AMC588 is a wideband transceiver in AMC form factor. The unit utilizes four AD9371s connected to a Virtex UltraScale+™ FPGA that provides eight transceiver channels. This makes it suitable for signal SDR, BTS, antenna systems, research and instrumentation.

The onboard re-configurable UltraScale+<sup>™</sup> XCVU13P FPGA interfaces via JESD204B directly to wideband transceivers. Also, the FPGA has interface to a single bank of DDR4 memory channels (64-bit wide for a total of 8 GB). This allows for large buffer sizes to be stored during processing as well as for queuing the data to the host.

See <u>VadaTech ADI Offerings</u> for the advantages of using our products during application development. Also, see <u>Defense and Aerospace Computing</u> for an outline of VadaTech products and capabilities within this market.



Figure 1: AMC588

# Block Diagram




Figure 2: AMC588 Functional Block Diagram




Figure 3: AMC588 RF Sub-system

## **Reference Design**

VadaTech provides an extensive range of Xilinx based FPGA products. The FPGA products are in two categories; FPGA boards with FMC carriers and FPGA products with high speed ADC and DACs. The FPGA products are designed in various architectures such as AMC modules, PCIe cards and Open VPX.

VadaTech provides a reference design implementation for our FPGAs complete with VHDL source code, documentation and configuration binaries. The reference design focuses on the I/O ring of the FPGA to demonstrate low-level operation of the interconnections between the FPGA and other circuits on the board and/or backplane. It is designed to prove out the hardware for early prototyping, engineering/factory diagnostics and customer acceptance of the hardware, but it does not strive to implement a particular end application. The reference VHDL reduces customer time to develop custom applications, as the code can be easily adapted to meet customer's application requirements.

The reference design allows you to test and validate the following functionality (where supported by the hardware):

- Base and Fabric channels
- Clocks
- Data transfers
- Memory
- User defined LEDs

Xilinx provides Vivado Design Suite for developing applications on Xilinx based FPGAs. VadaTech provides reference VHDL developed using the Vivado Design Suite for testing basic hardware functionality. The reference VHDL is provided royalty free to use and modify on VadaTech products, so can be used within applications at no additional cost. However, customers are restricted from redistributing the reference code and from use of this code for any other purpose (e.g. it should not be used on non-VadaTech hardware).

The reference VHDL is shipped in one or more files based on a number of ordering options. Not all ordering options have an impact on the FPGA and a new FPGA image is created for those options that have direct impact on the FPGA. Use the correct reference image to test your hardware. For more information, refer to the FPGA reference design manual for your device which can accessed from customer support site along with the reference images.

### Supported Software

- Default FPGA image stored in flash memory
- Linux BSP
- Build Scripts
- Device Driver
- Reference application projects for other ordering options

The user may need to develop their own FPGA code or adapt VadaTech reference code to meet their application requirements. The supplied precompiled images may make use of hardware evaluation licenses, where necessary, instead of full licenses. This is because VadaTech does not provide licenses for the Vivado tool or Xilinx IP cores, so please contact Xilinx where these are required.

Xilinx also provides System Generator tools for developing Digital Signal Processing (DSP) applications.

See the following links:

Xilinx Vivado Design Suite, Xilinx System Generator for DSP.

#### The AMC588 is compatible with Analog Devices/Design tools for AD9371.




Figure 4: AMC588 Compatible Analog Devices/Design tools for AD9371

# Specifications

Architecture		
Physical	Dimensions	Single module, 8 HP
i nyoloui	Dimensions	Width: 2.89" (73.5 mm)
		Depth: 7.11" (180.6 mm)
Туре	AMC FPGA ADC/DAC	Xilinx UltraScale™ XCVU13P FPGA
.,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,		Single bank of DDR4, 64-bit, 8 GB
		Octal Wideband TXCVRs, AD9371
Standards		
AMC	Туре	AMC.1, AMC.2 and AMC.4 (FPGA Programmable)
Module Management		IPMI v2.0
PCle	Lanes	Single x4 or x8 via FPGA to AMC
SRIO/XAUI		Single or Dual x4 via FPGA to AMC
SerDes	Lanes	x8 via FPGA to AMC Ports 12-15 and 17-20
Ethernet	GbE and 10 GbE	Dual GbE and 10/40GbE
Configuration		
Power	AMC588	~70W application dependent (may go up to 85W)
Environmental	Temperature	See Ordering Options and Environmental Spec Sheet
		Storage Temperature: -40° to +85°C
	Vibration	Operating 9.8 m/s <sup>2</sup> (1G), 5-500 Hz on each axis
		Operating 30Gs each axis
		5 to 95% non-condensing
Front Panel	Interface Connectors	22x Nanonics Coaxial: 1x4 and 2x9 connectors
		Micro USBs for MGT RS-232 and FPGA RS-232
		1x mini Display Port
	LEDs	IPMI management control
		8 user defined LEDs
		Hot-swap ejector handle
Software Support	Operating System	Agnostic
Other		
MTBF	MIL Hand book 217-F@ TBD hrs	
Certifications	Designed to meet FCC, CE and UL certifications, where applicable	
Standards	VadaTech is certified to both the ISO9001:2015 and AS9100D standards	
Warranty	Two (2) years, see VadaTech Terms and Conditions	

#### INTEGRATION SERVICES AND APPLICATION-READY PLATFORMS

VadaTech has a full ecosystem of OpenVPX, ATCA and MTCA products including chassis platforms, shelf managers, AMC modules, Switch and Payload Boards, Rear Transition Modules (RTMs), Power Modules, and more. The company also offers integration services as well as preconfigured Application-Ready Platforms. Please contact VadaTech Sales for more information.

# Ordering Options

### AMC588 - ABC-0EF-G0J

A = RF Direct Clock Sampling		G = Clock Holdover Stability
0 = Direct Clock 1 = Onboard Wideband PLL		0 = Standard (XO) 1 = Stratum-3 (TCXO)
B = MIMO Device	E = FPGA Speed	
0 = AD9371 1 = AD9375	1 = High (-2)* 2 = High (-2LE) 3 = Highest (-3E)*	
C = Front Panel Size	F = PCle Option**	J = Temperature Range and Coating
1 = Reserved 2 = Reserved 3 = Reserved	0 = No PCIe 1 = PCIe on Ports 4-7 2 = PCIe on Ports 8-11	0 = Commercial (–5° to +55°C), No coating 1 = Commercial (–5° to +55°C), Humiseal 1A33 Polyurethane

#### Notes:

\*Minimum Order Quantity applies for these FPGA SKU's.

\*\*When the ports are not PCIe the lanes are electrically compatible with SRIO, XAUI, and other SerDes protocols.

\*\*\* Single Latch Flange (SLF)

\*\*\*\*Conduction cooled; temperature is at edge of module.

For operational reasons VadaTech reserves the right to supply a higher speed FPGA device than specified on any particular order/delivery at no additional cost, unless the customer has entered into a Revision Lock agreement with respect to this product.

## **Related Products**



MicroTCA rugged 1U 19" rackmount chassis platform Designed to meet MIL-STD-810F, MIL-STD-901D for shock/vibration Designed to meet MIL-STD-461E for EMI

FMC214



Dual complete transceiver signal chain solution using Analog Devices AD9361 transceiver Frequency range 70 MHz to 6 GHz with instantaneous bandwidth from 200 kHz to 56 MHz MIMO transceiver is Time Domain Duplex (TDD) and Frequency Domain Duplex (FDD) compatible

AMC599



Xilinx UltraScale<sup>™</sup> XCKU115 FPGA Dual ADC 12-bit @ 6.4 GSPS or quad ADC at 3.2 GSPS Dual DAC 16-bit @ 12 GSPS (AD9162 or AD9164)



# Contact

#### VadaTech Corporate Office

198 N. Gibson Road, Henderson, NV 89014 Phone: +1 702 896-3337 | Fax: +1 702 896-0332

#### Asia Pacific Sales Office

7 Floor, No. 2, Wenhu Street, Neihu District, Taipei 114, Taiwan Phone: +886-2-2627-7655 | Fax: +886-2-2627-7792

#### VadaTech European Sales Office

VadaTech House, Bulls Copse Road, Southampton, SO40 9LR Phone: +44 2380 016403

info@vadatech.com | www.vadatech.com

# **Choose VadaTech**

### We are technology leaders

- First-to-market silicon
- Constant innovation
- Open systems expertise

#### We commit to our customers

- · Partnerships power innovation
- · Collaborative approach
- Mutual success

#### We deliver complexity

- · Complete signal chain
- System management
- · Configurable solutions

#### We manufacture in-house

- Agile production
- · Accelerated deployment
- AS9100 accredited





#### **Trademarks and Disclaimer**

The VadaTech logo is a registered trademark of VadaTech, Inc. Other registered trademarks are the property of their respective owners. AdvancedTCA<sup>™</sup> and the AdvancedMC<sup>™</sup> logo are trademarks of the PCI Industrial Computers Manufacturers Group. All rights reserved. Specification subject to change without notice.

> © 2020 VadaTech Incorporated. All rights reserved. DOC NO. 4FM737-12 REV 01 | VERSION 1.9 – MAY/20

