AMC585

Zynq UltraScale+ FPGA, FMC+ Carrier, AMC



Key Features

- Xilinx UltraScale+ XCZU19EG FPGA
- Single FMC+ (VITA 57.4) site
- 8 GB of 64-bit wide DDR4 Memory (single bank) with ECC (CPU)
- 8 GB of 64-bit wide DDR4 Memory (single bank, FPGA)
- MPSoC with block RAM and UltraRAM
- SD Card (option)
- 128 MB of boot Flash
- 64 GB of user Flash

Benefits

- FMC+ site on a single module AMC
- Zynq UltraScale+ MPSoC
- Electrical, mechanical, software, and system-level expertise in house
- Full system supply from industry leader
- AS9100 and ISO9001 certified company





AMC585

The AMC585 is an AMC FPGA Carrier with a single FMC+ (VITA 57.4) interface. The AMC is compliant to AMC.1, AMC.2 and AMC.4 specifications. The unit has an onboard, re-configurable FPGA which interfaces directly to the AMC FCLKA, TCLKA-D, FMC DP0-23 and all FMC+ LA/HA/HB pairs (the module does not support HSPCe connectors).

The FPGA has interface to a single DDR4 memory channel (64-bit wide with ECC to the ARM CPU). In addition, there is 64 GB of DDR4 memory that connects to the FPGA. This allows for large buffer sizes to be stored during processing as well as for queuing the data to the host.

The AMC is based on Xilinx UltraScale+ XCZU19EG MPSoC FPGA with single FMC+ site. The FPGA has 1968 DSP Slices and 1143k logic cells. The XCZU19EG includes quad-core ARM application processor, dual-core ARM real-time processor and Mali™ graphics processing unit, as well as over 34.6 Mb of block RAM and 36 Mb of UltraRAM.

The module has onboard 64 GB of Flash, 128 MB of boot flash and an SD Card as an option.



Figure 1: AMC585

Block Diagram




Figure 2: AMC585 Functional Block Diagram

Reference Design

VadaTech provides an extensive range of Xilinx based FPGA products. The FPGA products are in two categories; FPGA boards with FMC carriers and FPGA products with high speed ADC and DACs. The FPGA products are designed in various architectures such as AMC modules, PCIe cards and Open VPX.

VadaTech provides a reference design implementation for our FPGAs complete with VHDL source code, documentation and configuration binaries. The reference design focuses on the I/O ring of the FPGA to demonstrate low-level operation of the interconnections between the FPGA and other circuits on the board and/or backplane. It is designed to prove out the hardware for early prototyping, engineering/factory diagnostics and customer acceptance of the hardware, but it does not strive to implement a particular end application. The reference VHDL reduces customer time to develop custom applications, as the code can be easily adapted to meet customer's application requirements.

The reference design allows you to test and validate the following functionality (where supported by the hardware):

- Base and Fabric channels
- Clocks
- Data transfers
- Memory
- User defined LEDs

Xilinx provides Vivado Design Suite for developing applications on Xilinx based FPGAs. VadaTech provides reference VHDL developed using the Vivado Design Suite for testing basic hardware functionality. The reference VHDL is provided royalty free to use and modify on VadaTech products, so can be used within applications at no additional cost. However, customers are restricted from redistributing the reference code and from use of this code for any other purpose (e.g. it should not be used on non-VadaTech hardware).

The reference VHDL is shipped in one or more files based on a number of ordering options. Not all ordering options have an impact on the FPGA and a new FPGA image is created for those options that have direct impact on the FPGA. Use the correct reference image to test your hardware. For more information, refer to the FPGA reference design manual for your device which can accessed from customer support site along with the reference images.

Supported Software

- Default FPGA image stored in flash memory
- Linux BSP
- Build Scripts
- Device Driver
- Reference application projects for other ordering options

The user may need to develop their own FPGA code or adapt VadaTech reference code to meet their application requirements. The supplied precompiled images may make use of hardware evaluation licenses, where necessary, instead of full licenses. This is because VadaTech does not provide licenses for the Vivado tool or Xilinx IP cores, so please contact Xilinx where these are required.

Xilinx also provides System Generator tools for developing Digital Signal Processing (DSP) applications.

See the following links:

Xilinx Vivado Design Suite, Xilinx System Generator for DSP.

Specifications

| Architecture | | | |
|-------------------|---|--|--|
| Physical | Dimensions | Single module, mid-size (full-size optional) | |
| | | Width: 2.89" (73.5 mm) | |
| | | Depth 7.11" (180.6 mm) | |
| Туре | AMC FPGA Carrier | Xilinx Zynq UltraScale+ with FMC+ site | |
| Standards | | | |
| AMC | Туре | AMC.0, AMC.1, AMC.2 and AMC.4 | |
| Module Management | IPMI | IPMI v2.0 | |
| GbE | | Port 0 and 1 | |
| PCle | Lanes | x4 (4-7/8-11) or x8 (4-11) and additional Ports on 12-15 and 17-20 | |
| 10GbE/40GbE/SRIO | | 4-7, 8-11 and additional Ports on 12-15 and 17-20 | |
| Configuration | | | |
| Power | AMC585 | ~30W FPGA load dependent and no FMC+ | |
| Environmental | Temperature | See Ordering Options and Environmental Spec Sheet | |
| | | Storage Temperature: –40° to +85°C | |
| | | Operating 9.8 m/s ² (1G), 5 to 500 Hz on each axis | |
| | | Operating 30G on each axis | |
| | | 5 to 95% non-condensing | |
| Front Panel | Interface Connectors | - | |
| | | Dual Micro USB for RS-232 (management and CPU) | |
| | LEDs | IPMI Management Control | |
| | | Debug (user defined) LED | |
| 0.5 | | Hot-swap ejector handle | |
| Software Support | Operating System | Linux | |
| Other | MILL 11 1047 FO T | | |
| MTBF | MIL Hand book 217-F@ TBD hrs | | |
| Certifications | Designed to meet FCC, CE and UL certifications, where applicable | | |
| Standards | VadaTech is certified to both the ISO9001:2000 and AS9100B:2004 standards | | |
| Warranty | Two (2) years, see VadaTech Terms and Conditions | | |

INTEGRATION SERVICES AND APPLICATION-READY PLATFORMS

VadaTech has a full ecosystem of OpenVPX, ATCA and MTCA products including chassis platforms, shelf managers, AMC modules, Switch and Payload Boards, Rear Transition Modules (RTMs), Power Modules, and more. The company also offers integration services as well as preconfigured Application-Ready Platforms. Please contact VadaTech Sales for more information.

Ordering Options

AMC585- ABC-DEF-G0J

| A = Ports 12-15 to FPGA | D = SD Card | G = Clock Holdover Stability |
|--|--|---|
| 0 = No Ports 12-15 1 = SERDES | 0 = No SD Card 1 = 32 GB | 0 = Standard (XO) 1 = Stratum-3 (TCXO) |
| B = Ports 17-20 to FPGA | E = FPGA Speed | |
| 0 = No Ports 17-20 1 = SERDES | 1 = Reserved 2 = High 3 = Highest | |
| C = Front Panel | F = PCle Fabric* | J = Temperature Range and Coating |
| 1 = Reserved 2 = Mid-size 3 = Full-size 4 = Reserved 5 = Mid-size, MTCA.1 (captive screw) 6 = Full-size, MTCA.1 (captive screw) | 0 = No PCle 1 = PCle on Ports 4-7 2 = PCle on Ports 8-11 3 = PCle on Ports 4-11 | 0 = Commercial (-5° to +55°C), No coating 1 = Commercial (-5° to +55°C), Humiseal 1A33 Polyurethane 2 = Commercial (-5° to +55°C), Humiseal 1B31 Acrylic 3 = Industrial (-20° to +70°C), No coating 4 = Industrial (-20° to +70°C), Humiseal 1A33 Polyurethane 5 = Industrial (-20° to +70°C), Humiseal 1B31 Acrylic 6 = Extended (-40° to +85°C), Humiseal 1A33 Polyurethane** 7 = Extended (-40° to +85°C), Humiseal 1B31 Acrylic** |

Notes: *When the ports are not PCIe the lanes are electrically compatible with SRIO, XAUI, and other SerDes protocols

For operational reasons VadaTech reserves the right to supply a higher speed FPGA device than specified on any particular order/delivery at no additional cost, unless the customer has entered into a Revision Lock agreement with respect to this product.

Related Products





- MTCA.4 Chassis Platform with rear I/O
- 19" x 8U x 14.9" deep (with handles 16.23" deep)
- Full redundancy with dual MTCA Carrier Hubs

AMC592



- AMC FPGA carrier for FMC per VITA 57
- Xilinx UltraScale™ XCKU115 FPGA
- Supported by DAQ Series[™] data acquisition software

FMC214



- Dual complete transceiver signal chain solution using Analog Devices AD9361 transceiver
- Frequency range 70 MHz to 6 GHz with instantaneous bandwidth from 200 kHz to 56 MHz
- MIMO transceiver is Time Domain Duplex (TDD)

^{**}Conduction cooled, temperature is at edge of module. Consult factory for availability

Contact

VadaTech Corporate Office

198 N. Gibson Road, Henderson, NV 89014 Phone: +1 702 896-3337 | Fax: +1 702 896-0332

Asia Pacific Sales Office

7 Floor, No. 2, Wenhu Street, Neihu District, Taipei 114, Taiwan Phone: +886-2-2627-7655 | Fax: +886-2-2627-7792

VadaTech European Sales Office

VadaTech House, Bulls Copse Road, Southampton, SO40 9LR Phone: +44 2380 016403

info@vadatech.com | www.vadatech.com

Choose VadaTech

We are technology leaders

- · First-to-market silicon
- Constant innovation
- · Open systems expertise

We commit to our customers

- · Partnerships power innovation
- · Collaborative approach
- · Mutual success

We deliver complexity

- · Complete signal chain
- · System management
- · Configurable solutions

We manufacture in-house

- Agile production
- · Accelerated deployment
- AS9100 accredited





Trademarks and Disclaimer

The VadaTech logo is a registered trademark of VadaTech, Inc. Other registered trademarks are the property of their respective owners.

AdvancedTCA™ and the AdvancedMC™ logo are trademarks of the PCI Industrial Computers Manufacturers Group. All rights reserved.

Specification subject to change without notice.

