VPX584

Four ADC 12-bit @ 10.25 GSPS with UltraScale+, 3U VPX



Key Features

- Four ADC 12-bit @ 10.25 GSPS
- Utilizing Analog Device AD9213
- Xilinx UltraScale+ XCVU13P FPGA
- High speed SERDES to the P1/P2
- Dual 64-bit wide bank of DDR4 with a total of 16GB
- Supported by development accelerator software
- Health Management through dedicated Processor

Benefits

- XCVU13P has large internal memory
- Reference design with VHDL source code speeds application development
- Electrical, mechanical, software, and system-level expertise in house
- Full system supply from industry leader
- AS9100 and ISO9001 certified company





VPX584

The VPX584 provides Quad ADC with sampling rates of up to 10.25 GSPS at a 12-bit resolution (Analog Device AD9213).

The XCVU13P FPGA has large 360 Mb on-chip UltraRAM. The FPGA interfaces directly to rear I/O via SERDES and LVDS, supporting PCIe, SRIO, GbE/10GbE/40GbE/100GbE or Aurora backplane connections. Front panel contains four user LED's.

The four ADC have a common sampling clock, which is coming from on board PLL locked to a 10/100 MHz reference clock sourced from front panel or backplane.

The VPX584 includes platform health management/monitoring capability using VadaTech's field-proven IPMI software. An onboard management controller has the ability to access board sensors and manage FPGA image updates.

The unit is available in a range of temperature and shock/vib specifications per ANSI/VITA 47, up to V3 and OS2.





Figure 2: VPX584 without Heatsink

Reference Design

VadaTech provides an extensive range of Xilinx based FPGA products. The FPGA products are in two categories; FPGA boards with FMC carriers and FPGA products with high speed ADC and DACs. The FPGA products are designed in various architectures such as AMC modules, PCIe cards and Open VPX.

VadaTech provides a reference design implementation for our FPGAs complete with VHDL source code, documentation and configuration binaries. The reference design focuses on the I/O ring of the FPGA to demonstrate low-level operation of the interconnections between the FPGA and other circuits on the board and/or backplane. It is designed to prove out the hardware for early prototyping, engineering/factory diagnostics and customer acceptance of the hardware, but it does not strive to implement a particular end application. The reference VHDL reduces customer time to develop custom applications, as the code can be easily adapted to meet customer's application requirements.

The reference design allows you to test and validate the following functionality (where supported by the hardware):

- Base and Fabric channels
- Clocks
- Data transfers
- Memory
- User defined LEDs

Xilinx provides Vivado Design Suite for developing applications on Xilinx based FPGAs. VadaTech provides reference VHDL developed using the Vivado Design Suite for testing basic hardware functionality. The reference VHDL is provided royalty free to use and modify on VadaTech products, so can be used within applications at no additional cost. However, customers are restricted from redistributing the reference code and from use of this code for any other purpose (e.g. it should not be used on non-VadaTech hardware).

The reference VHDL is shipped in one or more files based on a number of ordering options. Not all ordering options have an impact on the FPGA and a new FPGA image is created for those options that have direct impact on the FPGA. Use the correct reference image to test your hardware. For more information, refer to the FPGA reference design manual for your device which can be accessed from the customer support site along with the reference images.

Supported Software

- Default FPGA image stored in flash memory
- Linux BSP
- Build Scripts
- Device Driver
- Reference application projects for other ordering options

The user may need to develop their own FPGA code or adapt VadaTech reference code to meet their application requirements. The supplied precompiled images may make use of hardware evaluation licenses, where necessary, instead of full licenses. This is because VadaTech does not provide licenses for the Vivado tool or Xilinx IP cores, so please contact Xilinx where these are required.

Xilinx also provides System Generator tools for developing Digital Signal Processing (DSP) applications.

See the following links:

Xilinx Vivado Design Suite, Xilinx System Generator for DSP.

Block Diagram




Figure 3: VPX584 Functional Block Diagram



Figure 4: VPX584 Front Panel View

Backplane Pinout

	1			
	2	SERDES x4		
	3	SENDES X4		
	4			
	5	SERDES x4		
	6			
P2	7	SEKDES X4		
	8			
	9			
	10	CEDDEC4		
	11	SERDES x4		
	12			
	13			
	14	x8LVDS		
	15	Or 16 Single Ended		
	16			
	Row G	Management		

	1		
	2	SERDES	
	3	x4	
	4		
	5		
	6	SERDES	
	7	x4	
	8		
	9		
	10	SERDES	
P1	11	x4	
	12		
	13		
	14	SERDES	
	15	x4	
	16		
	Row G	Management	

Figure 5: VPX584 Backplane Pinout

Specifications

Architecture					
Physical	Dimensions	3U, 1" pitch			
Туре	Controller	OpenVPX payload module with Health Management			
Standards					
VPX	Туре	VITA 46.x			
VPX	Туре	VITA 65 OpenVPX			
Module Management	IPMI	IPMI v2.0			
Configuration					
Power	VPX584	75W FPGA load dependent			
Front Panel	Interface Connectors	Analog input via four SSMC			
		Clock input via four SSMC			
	Micro USB	RS-232 from FPGA and RS-232 from Health Management			
	LEDs	User defined by the FPGA (4 LED) and Health Management			
VPX Interfaces	Slot Profiles	See Ordering Options			
	Rear IO	Health Management, Clock on P0			
		SERDES on P1 (can be mix of GbE/10GbE/40GbE/100GbE, PCIe, SRIO, XAUI, Aurora)			
		LVDS and SERDES on P2			
Software Support	Operating System	Agnostic			
Other					
MTBF	MIL Hand book 217-F@ TBD hrs				
Certifications	Designed to meet FCC, CE and UL certifications, where applicable				
Standards	VadaTech is certified to both the ISO9001:2015 and AS9100D standards				
Warranty	Two (2) years, see VadaTech Terms and Conditions				

INTEGRATION SERVICES AND APPLICATION-READY PLATFORMS

VadaTech has a full ecosystem of OpenVPX, ATCA and MTCA products including chassis platforms, shelf managers, AMC modules, Switch and Payload Boards, Rear Transition Modules (RTMs), Power Modules, and more. The company also offers integration services as well as preconfigured Application-Ready Platforms. Please contact VadaTech Sales for more information.

Ordering Options

VPX584 - 00C-D0F-GHJ

	D = FPGA Speed	G = Slot Profile
	1 = Reserved 2 = High 3 = Highest	0 = 5 HP
		H = Environmental
		See Environmental Specification
C = VPX Connector Type	F = PCle Option (P1) for Data Port 1/2/3/4	J = Conformal Coating
0 = High speed 50u Gold Rugged 1 = KVPX Connectors	0 = No PCle* 1 = PCle x4 on DP0* 2 = PCle x8 on DP0/1* 3 = PCle x16 on DP0/1/2/3	0 = No coating 1 = Humiseal 1A33 Polyurethane 2 = Humiseal 1B31 Acrylic

Notes:

For operational reasons VadaTech reserves the right to supply a higher speed FPGA device than specified on any particular order/delivery at no additional cost, unless the customer has entered into a Revision Lock agreement with respect to this product.

Environmental Specification

Air Cooled			Conduction Cooled		
Option H	H = 0	H=1	H = 2	H = 3	H = 4
Operating Temperature	AC1* (0°C to +55°C)	AC3* (-40°C to +70°C)	CC1* (0°C to +55°C)	CC3* (-40°C to +70°C)	CC4* (-40°C to +85°C)
Storage Temperature	C1* (-40°C to +85°C)	C3* (-50°C to +100°C)	C1* (-40°C to +85°C)	C3* (-50°C to +100°C)	C3* (-50°C to +100°C)
Operating Vibration	V2* (0.04 g2/Hz max)	V2* (0.04 g2/Hz max)	V3* (0.1 g2/Hz max)	V3* (0.1 g2/Hz max)	V3 (0.1 g2/Hz max)
Storage Vibration	OS1* (20g)	OS1* (20g)	OS2* (40g)	OS2* (40g)	OS2* (40g)
Humidity	95% non-condensing	95% non-condensing	95% non-condensing	95% non-condensing	95% non-condensing

Notes:

^{*}SERDES lanes that are not PCIe can be used for SRIO, XAUI or Aurora, with combination of FP, TP and UTP depending on FPGA image.

^{*}Nomenclature per ANSI/VITA 47. Contact local sales office for conduction cooled (H = 2, 3, 4).

Related Products

VPX004



- Unified 1 GHz quad-core CPU for, Shelf Manager, and Fabric management
- Automatic fail-over with redundant VPX004
- 1GbE base switch with dual 100/1000/10G uplink

VPX752



- 6U VPX module Intel 5th Generation Xeon-D SoC
- PCle Gen3 x 16 (dual x8 or Quad x4)
- Quad 10GbE XAUI

VTX870



- Open VPX benchtop development platform
- Dedicated Switch/management slot
- Up to five 3U VPX payload slots

Contact

VadaTech Corporate Office

198 N. Gibson Road, Henderson, NV 89014 Phone: +1 702 896-3337 | Fax: +1 702 896-0332

Asia Pacific Sales Office

7 Floor, No. 2, Wenhu Street, Neihu District, Taipei 114, Taiwan Phone: +886-2-2627-7655 | Fax: +886-2-2627-7792

VadaTech European Sales Office

VadaTech House, Bulls Copse Road, Southampton, SO40 9LR Phone: +44 2380 016403

info@vadatech.com | www.vadatech.com

Choose VadaTech

We are technology leaders

- · First-to-market silicon
- · Constant innovation
- · Open systems expertise

We commit to our customers

- · Partnerships power innovation
- · Collaborative approach
- Mutual success

We deliver complexity

- · Complete signal chain
- · System management
- · Configurable solutions

We manufacture in-house

- · Agile production
- · Accelerated deployment
- AS9100 accredited





Trademarks and Disclaimer

The VadaTech logo is a registered trademark of VadaTech, Inc. Other registered trademarks are the property of their respective owners.

AdvancedTCA™ and the AdvancedMC™ logo are trademarks of the PCI Industrial Computers Manufacturers Group. All rights reserved.

Specification subject to change without notice.