

VPX581

Zynq UltraScale+ FPGA, FMC+
Carrier, 3U VPX



VPX581

Key Features

- Xilinx UltraScale+ XCZU15EG FPGA
- 8 GB of 64-bit wide DDR4 Memory (single bank) with ECC
- MPSoC with block RAM and UltraRAM
- FMC+ with 16 SERDES routed (DP 0-15)
- Health Management through dedicated Processor

Benefits

- FMC+ site on a single module 3U VPX
- Electrical, mechanical, software, and system-level expertise in house
- Full system supply from industry leader
- AS9100 and ISO9001 certified company



vadatech
THE POWER OF VISION

OpenVPX™



VPX581

The VPX581 is a 3U VPX FPGA Carrier with single FMC+ (VITA 57.4) interface. The unit has an onboard, re-configurable FPGA which interfaces directly to the VPX P1 connector, FMC DP0-15 and all FMC+ LA/HA/HB pairs.

The FPGA has interface to a single DDR4 memory channel (64-bit wide). This allows for large buffer sizes to be stored during processing as well as for queuing the data to the host.

The VPX581 is based on Xilinx UltraScale+ XCZU15EG MPSoC FPGA with single FMC+ site. The FPGA has 3528 DSP Slices and 746k logic cells. The XCZU15EG includes quad-core ARM application processor, dual-core ARM real-time processor and Mali™ graphics processing unit, as well as over 26 Mb of block RAM and 31 Mb of UltraRAM.

The module has onboard 64 GB of Flash, 128 MB of boot flash and an SD Card as an option.



Figure 1: VPX581

Block Diagram




Figure 2: VPX581 Functional Block Diagram

Front Panel




Figure 3: VPX581 Front Panel

Backplane Pinout Definition

P1	1	PCIe* Gen3 x4 or SRIO x4 or 10/40GbE	PCIe* Gen3 x4 or SRIO x4 or 10/40GbE	PCIe* Gen3 x4 or SRIO x4 or 10/40GbE	N / C	3x SERDES To PS 2xGbE 1x SATA	Management	
	2							
	3							
	4							
	5							
	6							
	7							
	8							
	9							
	10							
	11							
	12							
	13							
	14							
	15							
	16							
	Row G							

P2	1	I/O	N/C	I/O	Management		
	2						
	3						
	4						
	5						
	6						
	7						
	8						
	9						
	10						
	11						
	12						
	13						
	14						
	15						
	16						
	Row G						

*Note the ZU15 FPGA does not have a Hard Core PCIe

Figure 4: VPX581 P1/P2 Pinout definition

Reference Design

VadaTech provides an extensive range of Xilinx based FPGA products. The FPGA products are in two categories; FPGA boards with FMC carriers and FPGA products with high speed ADC and DACs. The FPGA products are designed in various architectures such as AMC modules, PCIe cards and Open VPX.

VadaTech provides a reference design implementation for our FPGAs complete with VHDL source code, documentation and configuration binaries. The reference design focuses on the I/O ring of the FPGA to demonstrate low-level operation of the interconnections between the FPGA and other circuits on the board and/or backplane. It is designed to prove out the hardware for early prototyping, engineering/factory diagnostics and customer acceptance of the hardware, but it does not strive to implement a particular end application. The reference VHDL reduces customer time to develop custom applications, as the code can be easily adapted to meet customer's application requirements.

The reference design allows you to test and validate the following functionality (where supported by the hardware):

- Base and Fabric channels
- Clocks
- Data transfers
- Memory
- User defined LEDs

Xilinx provides Vivado Design Suite for developing applications on Xilinx based FPGAs. VadaTech provides reference VHDL developed using the Vivado Design Suite for testing basic hardware functionality. The reference VHDL is provided royalty free to use and modify on VadaTech products, so can be used within applications at no additional cost. However, customers are restricted from redistributing the reference code and from use of this code for any other purpose (e.g. it should not be used on non-VadaTech hardware).

The reference VHDL is shipped in one or more files based on a number of ordering options. Not all ordering options have an impact on the FPGA and a new FPGA image is created for those options that have direct impact on the FPGA. Use the correct reference image to test your hardware. For more information, refer to the FPGA reference design manual for your device which can be accessed from the customer support site along with the reference images.

Supported Software

- Default FPGA image stored in flash memory
- Linux BSP
- Build Scripts
- Device Driver
- Reference application projects for other ordering options

The user may need to develop their own FPGA code or adapt VadaTech reference code to meet their application requirements. The supplied pre-compiled images may make use of hardware evaluation licenses, where necessary, instead of full licenses. This is because VadaTech does not provide licenses for the Vivado tool or Xilinx IP cores, so please contact Xilinx where these are required.

Xilinx also provides System Generator tools for developing Digital Signal Processing (DSP) applications.

See the following links:

[Xilinx Vivado Design Suite](#), [Xilinx System Generator for DSP](#).

Specifications

Architecture		
Physical	Dimensions	3U, 1" pitch
Type	FPGA	Xilinx Zynq UltraScale+ with FMC+ site
Configuration		
Power	VPX581	~25W FPGA load dependent and no FMC
Front Panel	Interface Connectors	Single FMC Slot
	Micro USB	RS-232 from FPGA and RS-232 from Health Management
	LEDs	User defined by the FPGA and Health Management
VPX Interfaces	Slot Profiles	See Ordering Options
	Rear IO	CLK on P0
		Dual x4 fabric (VITA 46.3, 46.4, 46.7) on P1
		SAS/SATA on P1
		SERDES x4 on P1
		Dual GbE (VITA 46.6) on P1
		64 I/O on P2
		16 x LVDS on P2 (or configurable as single ended)
Software Support	Operating System	Linux
Other		
MTBF	MIL Hand book 217-F@ TBD hrs	
Certifications	Designed to meet FCC, CE and UL certifications, where applicable	
Standards	VadaTech is certified to both the ISO9001:2015 and AS9100D standards	
Warranty	Two (2) years, see VadaTech Terms and Conditions	

INTEGRATION SERVICES AND APPLICATION-READY PLATFORMS

VadaTech has a full ecosystem of OpenVPX, ATCA and MTCA products including chassis platforms, shelf managers, AMC modules, Switch and Payload Boards, Rear Transition Modules (RTMs), Power Modules, and more. The company also offers integration services as well as pre-configured Application-Ready Platforms. Please contact VadaTech Sales for more information.

Ordering Options

VPX581 – ABC-DEF-GHJ

A = VPX Connector Type 0 = Standard 50u Gold Rugged 1 = KVPX Connectors	D = FPGA Speed 1 = Reserved 2 = High 3 = Highest	G = Applicable Slot Profiles 0 = 5HP, IEEE 1101.10 1 = 5HP, VITA 48.1
B = Expansion Plane (P2) ** 0 = No Expansion Plane 1 = Expansion Plane	E = Clock Holdover Stability 0 = Standard (XO) 1 = Stratum-3 (TCXO)	H = Environmental See Environmental Specification
C = SD Card 0 = No SD Card 1 = 32 GB	F = PCIe Option (P1) for Data Port 1/2* 0 = No PCIe 1 = PCIe/None 2 = None/PCIe 3 = PCIe/PCIe	J = Conformal Coating 0 = No coating 1 = Humiseal 1A33 Polyurethane 2 = Humiseal 1B31 Acrylic

Notes:
*ZU15EG does not have a hard-core PCIe IP block within reach of backplane PCIe. Customers must purchase a soft core PCIe IP block; please refer to Xilinx website.
** Select B=1 when using VRT581A
For operational reasons VadaTech reserves the right to supply a higher speed FPGA device than specified on any particular order/delivery at no additional cost, unless the customer has entered into a Revision Lock agreement with respect to this product.

Environmental Specification

Option H	Air Cooled		Conduction Cooled		
	H = 0	H = 1	H = 2	H = 3	H = 4
Operating Temperature	AC1* (0°C to +55°C)	AC3* (-40°C to +70°C)	CC1* (0°C to +55°C)	CC3* (-40°C to +70°C)	CC4* (-40°C to +85°C)
Storage Temperature	C1* (-40°C to +85°C)	C3* (-50°C to +100°C)	C1* (-40°C to +85°C)	C3* (-50°C to +100°C)	C3* (-50°C to +100°C)
Operating Vibration	V2* (0.04 g2/Hz max)	V2* (0.04 g2/Hz max)	V3* (0.1 g2/Hz max)	V3* (0.1 g2/Hz max)	V3 (0.1 g2/Hz max)
Storage Vibration	OS1* (20g)	OS1* (20g)	OS2* (40g)	OS2* (40g)	OS2* (40g)
Humidity	95% non-condensing	95% non-condensing	95% non-condensing	95% non-condensing	95% non-condensing

Notes:
*Nomenclature per ANSI/VITA 47. Contact local sales office for conduction cooled (H = 2, 3, 4).

Related Products

VPX592



- 3U FPGA carrier for FPGA Mezzanine Card (FMC) per VITA 46 and VITA 57
- Xilinx Kintex UltraScale™ XCKU115 FPGA
- High-performance clock jitter cleaner

VPX599



- Xilinx Kintex UltraScale™ XCKU115 FPGA
- Dual ADC 12-bit @ 6.4 GSPS
- Dual DAC 16-bit @ 12 GSPS (AD9162 or AD9164)

Contact

VadaTech Corporate Office

198 N. Gibson Road, Henderson, NV 89014

Phone: +1 702 896-3337 | Fax: +1 702 896-0332

Asia Pacific Sales Office

7 Floor, No. 2, Wenhui Street, Neihu District, Taipei 114, Taiwan

Phone: +886-2-2627-7655 | Fax: +886-2-2627-7792

VadaTech European Sales Office

VadaTech House, Bulls Copse Road, Southampton, SO40 9LR

Phone: +44 2380 016403

info@vadatech.com | www.vadatech.com

Choose VadaTech

We are technology leaders

- First-to-market silicon
- Constant innovation
- Open systems expertise

We commit to our customers

- Partnerships power innovation
- Collaborative approach
- Mutual success

We deliver complexity

- Complete signal chain
- System management
- Configurable solutions

We manufacture in-house

- Agile production
- Accelerated deployment
- AS9100 accredited



Trademarks and Disclaimer

The VadaTech logo is a registered trademark of VadaTech, Inc. Other registered trademarks are the property of their respective owners. AdvancedTCA™ and the AdvancedMC™ logo are trademarks of the PCI Industrial Computers Manufacturers Group. All rights reserved. Specification subject to change without notice.

