VRT555A

Rear Transition Module I/O for VadaTech VPX555

  • 6U RTM VITA 46
  • Very High-Density Connector (VHDCI)
    • oLVDS and M-LVDS
  • Loop back on ports RP0/RP1/RP2 and RP3 (ports 14/15 only)
  • Interfaces with the VadaTech VPX555

Download Datasheet Add to Info Request

add to compare

The VRT555A is a 6U VPX Rear Transition Module for use with VadaTech VPX555. The module has a VHDCI connector that connects the RP3 MLVDS and LVDS from the VPX555 to the rear.  It optionally loops back the RP0/RP1/RP2 ports and RP3 (ports 14/15 only).

Key Features
  • 6U RTM VITA 46
  • Very High-Density Connector (VHDCI)
    • oLVDS and M-LVDS
  • Loop back on ports RP0/RP1/RP2 and RP3 (ports 14/15 only)
  • Interfaces with the VadaTech VPX555
Benefits
  • Full System supply from industry leader
  • AS9100 and ISO9001 certified company
Specifications
Specifications

Block diagram

Related Products

VPX516

3U FPGA Carrier for FMC, Xilinx Virtex-7, 3U VPX

  • 3U FPGA carrier for FPGA Mezzanine Card (FMC) per VITA 46 and VITA 57
  • Xilinx Virtex-7 690T FPGA in FFG-1761 package
  • High-performance clock jitter cleaner
  • VHDL reference design with source code
  • Protocols such as PCIe, SRIO, 10GbE/40GbE, etc. are FPGA programmable
  • Compatible with VadaTech and 3rd party FMCs
  • 2.5 GB of DDR3 Memory
  • Health Management through dedicated Processor
View product VPX516 Data Sheet

VPX517

FPGA FMC Carrier, Xilinx Kintex-7, 3U VPX

  • 3U FPGA carrier for FPGA Mezzanine Card (FMC) per VITA 46 and VITA 57
  • Xilinx Kintex-7 410T FPGA in FFG-900 package
  • High-performance clock jitter cleaner
  • VHDL reference design with source code
  • Protocols such as PCIe, SRIO, 10GbE/40GbE, etc. are FPGA programmable
  • 2.5 GB of DDR3 Memory
  • Compatible with VadaTech and 3rd party FMCs
  • Health Management through dedicated Processor
View product VPX517 Data Sheet

Info request

Create a list of products to inquire about for more information or quote request.