Quad ADC 12-bit @ 10.4 GSPS with Dual DAC @ 9 GSPS Virtex UltraScale+, 6U VPX

  • Virtex UltraScale+ with XCVU13P FPGA
  • Two FPGA banking option for how the ADC/DAC are connected to the SLR region (ordering option E)
  • Zynq UlatraScale+ with XCZU4CG
  • Dual bank of DDR-4 memory with 8G per bank
  • Quad ADC 12-bit @ 10.4 GSPS with TI ADC12DJ5200 or Octal ADC 12-bit @ 5.2 GSPS
  • Dual DAC 14-bit @ 9 GSPS with TI DAC38RF82
  • Health Management through dedicated Processor

Download Datasheet Add to Info Request

add to compare

The VPX577 provides Quad ADC with sampling rates of up to 10.4 GSPS at 12-bit resolution utilizing the TI ADC12DJ5200. Each ADC is configurable to run as dual channel at half the sampling rate (5.2 GSPS) to provide Octal channels.  

The module has Dual DAC based on TI DAC38RF82 with 14-bit at 9 GSPS.

Interfacing to the FPGA is a 64-bit dual bank of DDR-4 memory with 8GB per bank.

The XCVU13P FPGA contains large 360 Mb on-chip UltraRAM, excellent for radar simulators and smart jammers. The FPGA interfaces directly to rear I/O via SERDES and LVDS, supporting PCIe, SRIO, GbE/10GbE/40GbE/100GbE or Aurora backplane connections. General purpose I/O are routed to the P2.

ADCs have a common sampling rate from common PLL locked to a 10/100 MHz reference clock sourced from front panel or backplane. The sampling clock on the ADCs are fully coherent with each other. The DAC have a coherent sampling clock as well.  

The VPX577 has two routing option for the ADC/DAC interfacing to the FPGA. Option E = 0 connects dual ADC and a single DAC on the top SLR region and dual ADC and single DAC on the bottom SLR region. Option E = 1 connects all four ADC on the top SLR region and dual DAC on the bottom SLR region.

The Module has a Zynq UltraScale+ FPGA on board. The Zynq has dual GbE to the P1 as well as x2 SERDES to the P1 which could be configured as PCIe.  The Zynq interfaces to the Virtex FPGA via PCIe x1 with PCIe Tandem Configuration capability, additional x2 SERDES, and GPIO.

The VPX577 includes platform health management/monitoring capability using VadaTech’s field-proven IPMI software. An onboard management controller has the ability to access board sensors and manage FPGA image updates.

The unit is available in a range of temperature and shock/vib specifications per ANSI/VITA 47, up to V3 and OS2.

Key Features
  • Virtex UltraScale+ with XCVU13P FPGA
  • Two FPGA banking option for how the ADC/DAC are connected to the SLR region (ordering option E)
  • Zynq UlatraScale+ with XCZU4CG
  • Dual bank of DDR-4 memory with 8G per bank
  • Quad ADC 12-bit @ 10.4 GSPS with TI ADC12DJ5200 or Octal ADC 12-bit @ 5.2 GSPS
  • Dual DAC 14-bit @ 9 GSPS with TI DAC38RF82
  • Health Management through dedicated Processor
Benefits
  • XCVU13P has large internal memory
  • Reference design with VHDL source code speeds application development
  • Electrical, mechanical, software, and system-level expertise in house
  • Full system supply from industry leader
  • AS9100 and ISO9001 certified company
Specifications
Specifications

Block diagram

Related News
Related Products

AMC590

ADC 8-bit @ up to 56 GSPS, 1/2/4 Channel, UltraScale™ XCKU115, AMC

  • Xilinx UltraScale™ XCKU115 FPGA
  • 8-bit ADC at up to 56 GSPS
  • 1 x 56, 2 x 28 or 4 x 14 GSPS channel
  • 24 GB of DDR4 Memory (3 banks of 64-bit)
  • ADC is 65 nm CMOS process technology
  • Very low power consumption (5W for the ADC)
  • Single module, mid-size or full-size
  • Calibration warning and over-range flags
  •  –3 dB analog input bandwidth nominally 15 GHz
  • Internal 14 GHz VCO/PLL per I/Q ADC pair
  • Differential analog input: 1.0V PPD
View product AMC590 Data Sheet

VPX004

3U OpenVPX Switch, PCIe Gen 3 with Integrated Health Management

  • Unified 1 GHz quad-core CPU for, Shelf Manager,and Fabric management
  • Automatic fail-over with redundant VPX004
  • 1GbE base switch with dual 100/1000/10G uplink
  • Full Layer 3 managed Ethernet switch
  • Non-blocking PCIe Gen 3
  • PLL synthesizer for generating any clock frequency disciplined to GPS/SyncE/IEEE1588
  • VITA 46 and VITA 65 compliant
View product VPX004 Data Sheet

VPX752

Intel® Xeon™ SoC, PCIe Gen3 and 10GbE (XAUI), 6U VPX

  • 6U VPX module Intel 5th Generation Xeon-D SoC
  • PCIe Gen3 x16 (dual x8 or quad x4)
  • Quad 10GbE XAUI
  • Front-panel video out via DP with dual USB3.0
  • Dual front panel 100/1000/10G Ports
  • Single XMC site with I/O expansion going to P5/P6
  • Dual isolated RS-422/485 and a single RS-232 port
  • Health Management through dedicated Processor
View product VPX752 Data Sheet

VTX980

One Slot 3U VPX Benchtop Development Chassis with RTM (P0 to P2 installed)

  • One slot benchtop 3U VPX development platform
  • P0 to P2 connectors are installed
  • Variable fan speed control for front and rear
  • Removable panels for ease of access for probing
  • Support for Rear Transition Modules (RTMs)
  • Allows for a shelf manager to do health monitoring
  • JTAG connector
  • User setting of SYSRESET, NVMRO, etc.
  • Onboard battery pack to provide the VBAT
  • Vertical or Horizontal positioning on bench
View product VTX980 Data Sheet

Info request

Create a list of products to inquire about for more information or quote request.