6U VPX I/O Module with six QSFP+ ports
- 6U VPX Module with six QSFP+
- Clock Data Recovery (CDR) per lane
- Data rates from 1.25 to 10.3125 Gb/s are programmable per port (i.e. 2.5, 3.125 Gb/s etc.)
- Adaptive Equalization up to 34-dB
- Adjustable Transmit from 600 to 1300 mVp-p
- Adjustable Transit De-emphasis to -15dB
- Front panel jacks to measure the +12V and +3.3VAUX
Download Datasheet Add to Info Request
add to compare
The VPX994 is a 6U VPX module with 6 QSFP+ transceivers. The module has a CDR per port for better signal integrity. Each CDR is tunable individually for different speed. The module is protocol agnostic.
There are 12 ports that come from the P1 connector to the first three QSFP+. From each P2/P3/P4 ports 0/4/8/12 are routed to each of the QSFP+ transceivers.
The front I/O allows access to the NVMRO, *SYSRESET and DISCRETE1 signal.
Front panel Jacks allows measuring the +12V and +3.3V_AUX. The Module also has Jacks to Chassis Ground as well as the Digital Ground.
The module has one LED per CDR Lock port.
Key Features
- 6U VPX Module with six QSFP+
- Clock Data Recovery (CDR) per lane
- Data rates from 1.25 to 10.3125 Gb/s are programmable per port (i.e. 2.5, 3.125 Gb/s etc.)
- Adaptive Equalization up to 34-dB
- Adjustable Transmit from 600 to 1300 mVp-p
- Adjustable Transit De-emphasis to -15dB
- Front panel jacks to measure the +12V and +3.3VAUX
Benefits
- Electrical, mechanical, software, and system-level expertise in house
- Full system supply from industry leader
- AS9100 and ISO9001 certified company
Specifications
Block diagram
Related Products
VPX592
FPGA/FMC Carrier, Kintex UltraScale™, 3U VPX
- 3U FPGA carrier for FPGA Mezzanine Card (FMC) per VITA 46 and VITA 57
- Xilinx Kintex UltraScale™ XCKU115 FPGA
- High-performance clock jitter cleaner
- VHDL reference design with source code
- Protocols such as PCIe, SRIO, 10GbE/40GbE, etc. are FPGA programmable
- Compatible with VadaTech and 3rd party FMCs
- 20 GB of DDR4 Memory (2 banks of 64-bit wide, and single bank of 32-bit wide)
- Health Management through dedicated Processor
View product
VPX592 Data Sheet
VPX599
Dual ADC @ 10.4 or 6.4 GSPS and Dual DAC @ 12 GSPS, UltraScale™, 3U VPX
- 3U FPGA Dual ADC and Dual DAC per VITA 46
- Xilinx Kintex UltraScale™ XCKU115 FPGA
- Dual ADC 12-bit @ 10.4/6.4 GSPS or quad ADC @ 5.2/3.2 GSPS with TI ADC12DJ5200 or ADC12DJ3200
- Option for ADC12DJ5200, ADC12DJ3200 or ADC12DJ2700
- Dual DAC 16-bit @ 12 GSPS (AD9162 or AD9164) or TI DAC38RF82 14-bit @ 9GSPS
- High-performance clock jitter cleaner
- VHDL reference design with source code
- Protocols such as PCIe, SRIO, 10GbE/40GbE, etc. are FPGA programmable
- 16 GB of DDR4 Memory (64-bit wide)
- Health Management through dedicated Processor
View product
VPX599 Data Sheet
Info request
Create a list of products to inquire about for more information or quote request.
